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To increase the efficiency of noise reduction impact 
on the output of the synchronous detector (SD) that was 
implemented on 2 multiplier and low pass filter (LPF) 3, 
limiter 1 with adjustable limit level was set. Setting the 
limits is carried out by normalizing amplifier 6 on the ou-
tput (Fig. 1).
If there is a prior information about the low change 
rate of information parameter (which is often the case when 
measuring the electrical characteristics of the weak signals 
in chemical engineering processes), it may increase the 
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introduction
Significant improvement of the quality control in modern 
manufacturing processes can be achieved on the basis of 
information on environmental parameters such as concen-
tration, electrokinetic characteristics, etc. Most of the infor-
mative signals from the detectors of these parameters have 
a small amount comparable to the magnitude of the noise 
specific to the detector, or noise of industrial and natural 
origin (Titov 2009).
Statement of the problem and the object of study
One of the possible ways to improve the signal/noise ratio in 
such cases is the use of sensors with the modulated signal, 
and the selection of informative component by a synchronous 
detection. Primary transducers in industrial environments are 
affected by impulse noise of industrial origin. These distur-
bances have a broad spectrum, the amplitude of harmonics 
falling within the band of the signal, commensurable with 
the amplitude of an informative parameter that greatly affects 
the stability of the measuring instrument.
The level limiter that is known in measuring technique 
with the limits corresponding to the maximum value of 
the useful signal does not provide effective suppression 
of impulse noise in case when the signal is much less than 
the maximum. To improve the level of protection of infor-
mative signal against impulse noise structural diagram of 
a synchronous detector with a controllable limitation (CL) 
was developed.
Fig. 1. Block diagrams of controlled limiter using: a – 
logarithmic amplifier: b – constant displacement; c – sample-
and-hold device; 1 – input voltage protection; 2 – electronic 
multiplier; 3 – low pass filter (LPF); 4 – high pass filter 
(HPF); 5 – sample-and-hold device; 6 – controlled limiter.
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stability of operation of the device due to the “blocking” 
the measuring path for the duration of impulse noise. This 
can be realized by noise detector that is provided on the HP 
filter (HPF) 4, and changes of the overwriting time of the 
output signal of sample-and-hold device (SHD) 5.
The structure of the measuring system (Fig. 1) has a 
number of settings (headroom level and time of the overwri-
te limitations), which significantly affects the effectiveness 
of the schematic design. Finding the optimal parameters 
using theoretical solutions is complicated by significant 
non-linearity associated with the presence of the multip-
lier, limiter and variable delay of sample-and-hold device 
(SHD).
To assess the effectiveness of application and deter-
mine the influence of the main structure of the settings 
controlled limiter (CL) a numerical simulation using the 
spectral analysis in an integrated environment MATLAB 
using Simulink applications was carried out. The noise 
signal has been selected as trapezoidal.
The calculation was performed for a reference signal 
with different characteristics, with varying parameters and 
noise at various levels of limitations. In the simulation, there 
were dynamic, static and integral quadratic errors.
In the simulation it was assumed that the useful signal 
frequency is equal to 17 rad/s (Hryniuk et al. 1998; Orobei 
et al. 2005). Additionally, a useful signal was superimpo-
sed with sinusoidal disturbance with a frequency of 50 Hz, 
noise components and random pulse disturbance with fixed 
parameters (period of 121.3 s, duration 1% of the period 
and amplitude of 50 times greater than the amplitude of the 
desired signal). The time constant of the filter at the output 
of the multiplier value was 10 and the ratio of the cut-off 
frequency w to the frequency of the useful signal wS: w/
wS = 0.0059.
The simulation results exposed that usage of the 
controlled limiter in the structure of schematic components 
significantly reduces impulse noise at the converter output 
(Fig. 2).
Integral error and maximum dynamic deflection with 
the appearance of noise can be reduced by one to several 
tens. The coefficient Kb, which determines the headroom 
limitations, has the optimal value of the minimum quadratic 
integral errors, the maximum dynamic deflection or other 
criteria. For measuring circuit experimental structures op-
timum value Kb at the minimum integral square error or 
maximum dynamic deflection ranged from 1.5 to 4.5.
Moreover, for the same structure Kb optimal values for 
each of the different criteria differ. It should be noted that 
the approximation coefficient that determines the limitations 
level CL to one leads to the emergence of a large static error, 
which is especially evident in the presence of total signal 
noise. Introduction of SHD in the measuring circuit also 
improves its work; it reduces the maximum dynamic error. 
Device inertia is increased due SHD, it essentially occurs 
only at the moment of switching on the transmitter.
SD with CL in feedback are applicable only for 
sensors with a low rate of change in the information signal. 
The limiting level is selected basing on the maximum rate 
of increase of informative signal. When using schematic 
with a delay of informative signal for one clock cycle, the 
rise time to level limitations shall not exceed a period con-
sidering the inertia of the filter. This type of the schematic 
has been used in electrokinetic transducer.
The offered system solutions have certain disadvanta-
ges associated with the fact that the converter slowly passes 
zero point of the signal. To avoid this lack of amplifier, 
which determines the level of limitations bias was introdu-
ced. Reduction of the duration of the transitional process 
when installing is realized by limiting the maximum level 
when power is on.
For devices with a wide range of variation of the pa-
rameter information in the implementation of the proposed 
structure as the feedback unit it is more efficient to use the 
amplifier with logarithmic characteristic.
In the synchronous detector input signal is multip-
lied by an independent value from it periodically called 
function or switching vector. The spectrum of SD output 
is concentrated in the DC and harmonics of the switching 
Fig. 2. The dependence of integral square error of Kb for 
different structure variants: 1 – CL with SD, SHD, and in the 
absence of HPF at the input; 2 – CL with SD, SHD in the 
absence of HPF at the input; 3 – CL with SD, SHD and HPF 
on the input with w/wS = 15.3; 4 – CL with SD and in the 
presence of HPF on the input with w / wS = 15.3; 5 – CL with 
SD and SHD and HPF on the input with w/wS = 29.4; 6 – CL 
with SD and HPF on the input with w/wS = 29.4.
















frequency, so the output value is a slowly varying function 
of the input signal. This property of the spectrum led to a 
number of specific features of the SD.
The primary converters to slow changes in the output 
signal superimposed internal interference, zero drift, swit-
ching phenomena, noises, etc. To isolate the desired signal 
on the background of periodical and non-interference must 
have a strictly sinusoidal function switching and low-pass 
filter or integrator. Represent the input signal eIN(t) and the 
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we get the expression of the form:
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When ωT>>1 variable components with frequencies 
w, 2w, 3w ... can be significantly reduced, then
 






Thus, the presence of periodic noise SD switching 
sine function allows to select the desired signal with very 
small amplitude, if the condition ωT>>1 is satisfied for the 
lowest noise frequency. However, this well-known conclu-
sion applies to the idealized detector. In real SD selectivity 
deteriorates due to switching from the sinusoidal function 
differences. All this causes the relevance of the study of the 
causes and factors, which could affect the characteristics, 
improvement and development methods of SD.
Sufficiently small and stable frequency of the input 
signal and, consequently, the possibility of fine tuning the 
position reference information allows relatively ignored 
and the error angle signal simplify calculation. SD for the 
primary device is implemented using a linear multiplying 
circuit that allows varying the reference waveform. The 
simplest in terms of the analysis, but the most difficult to 
implement the reference waveform is a sine wave. The 
conductivity of the SD circuit is as follows:
 ( ) ( )1 0 cos .Y t Y t= ω  (6)
The output current at input signal in the absence of 
changes in the envelope can be found from the relation
 ( ) 1 00 2
E Y
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therefore DC component is proportional to the amplitude 
of the fundamental harmonic.
Also for comparison to the harmonic circuitry the 
relay switching SD can be realized for triangular and tra-
pezoidal shapes of input signal.
The function of the relay switching SD described by 
the relation
 ( ) ( )0 sign cosY t Y t = ω  . (8)
When applying a sinusoidal signal to a synchronous 
detector with relay conductivity change
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output current (considering the expansion switching func-
tion in a Fourier series) can be written as:
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For non-sinusoidal input DC output after filtration 
contains an infinite number of terms. Relay output sig-
nal SD in contrast to a harmonic depends not only on the 
amplitude and phase of the first harmonic, but also from 
the higher odd harmonics. Given that the amplitude of the 
higher harmonics in real systems rapidly decreases with 
an increase of their number, it can be concluded that the 
largest effect on the result of having the third harmonic.
Reduce the impact on the results of demodulation of 
higher harmonics of the reference and input signal, and har-
monics of low-frequency short-pulse noise for the proposed 
converter can be several ways. In the following possible 
options for pulse shapes: trapezoidal and triangular. And a 
ratio can be selected on the criterion of maximum power 
of the fundamental harmonic relationship to full power.
Numerical analysis of SD with CL was made with 
the spectral method. Efficiency was evaluated by changing 
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the ratio of useful energy at the output of the synchronous 
detector (constant component of the first harmonic) to the 
energy of the remaining components. In general, the signal 
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here: PN – power components at the output SD, caused by 
the presence of noise; PS – power components at the out-
put SD caused by the presence in the informative signal of 
higher order harmonics; L – length of noise; w – frequency 
noise; w – the frequency of measurement and the reference 
signal; CSk – coefficients of signal harmonics; CNn – noise 
ratios of harmonics; CDi – coefficients of the harmonics of 
the reference signal; Tf – time constant of the low-pass filter 
at the output of SD.










here: RSN1, PN1 – signal/noise ratio and power at the output 
SD, caused by the presence of interference with CL; RSN0, 
PN0 – S/N ratio without the use of CL.
Maximum efficiency is observed when CL harmonic 
information and the reference signal, as this PS = 0. Let 
us assume that an obstacle has trapezoidal shape, which is 
due to its limitation level chip-level power. In assessing the 
effectiveness of CL the following pattern was received; the 
less informative value of the signal amplitude with respect 
to the power level, the more effective is use of CL, i.e. the 
most justified use of such devices with weaker signals.
Conclusions
1. The proposed and investigated circuit solution with 
fixing the level of the limit for some time with the de-
tection of impulse noise makes it possible to increase 
the signal-to-noise ratio in the measuring channel.
2. The proposed method of suppressing noise components 
can be used in digital measuring devices. The control 
and optimization algorithm is easily implemented on 
the microcontroller, and the constraint can be built 
using a digital-to-analog converter.
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VAldomAS riBotuVAS SinChroninio 
DETEKTORIAus įTAIsE
y. Bialetski, d. hryniuk
Santrauka
Matavimo grandinėse pirminiai keitikliai yra veikiami įvairaus 
pobūdžio trikdžių. Dėl žemo signalo / trikdžių lygių santykio 
panaudotas sinchroninis detektorius. Impulsiniai trikdžiai palieka 
žymes sinchroninio detektoriaus išėjimo signale. Tyrimo tikslas 
yra patobulinti įtaiso elektrinę grandinę siekiant sumažinti impul-
sinių trikdžių įtaką. Tuo tikslu pasiūlyta įtaiso įėjime panaudoti 
valdomą amplitudės ribotuvą ir atlikta jo valdymo būdų lygina-
moji analizė, apibrėžtos optimalios veikimo sąlygos.
reikšminiai žodžiai: sinchroninis detektorius, valdomas ri-
botuvas.
